

LIGHT-EMISSION DRIVE CIRCUIT FOR ORGANIC ELECTROLUMINESCENCE
ELEMENT AND DISPLAY DEVICE

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to a light emission drive circuit for an organic electroluminescence element and a display device incorporating the drive circuit.

2. Description of the Related Art

Conventionally known is a display panel having organic electroluminescence elements (hereinafter simply referred to as organic EL elements), or one type of a capacitive light-emitting element, disposed in a matrix. An active display device designed to drive a display panel having organic EL elements has a light emission drive circuit configured for each pixel as shown in Fig. 1.

The light emission drive circuit for a single pixel shown in Fig. 1, has two FETs (Field Effect Transistors) 1, 2 and a capacitor 3 to drive an EL element 5. The FET 1 serves to write data and its gate G is connected to a scan line Y_i to which a scan pulse is supplied, with the source S of the FET 1 being connected to a data line X_j to which a data signal is supplied. The drain D of the FET 1 is connected to the gate G of the FET 2 as well as to one terminal of the capacitor 3. The FET 2 serves to supply a drive current to the EL element 5 to drive the EL element 5, with its source S being connected to the other terminal of the capacitor 3 as well as to a common ground line 6. The drain D of the FET 2 is connected to the anode of the EL element 5, while

the cathode of the EL element 5 is supplied with an output voltage V_{ee}, as a negative potential from a power supply (not shown).

Now, the operation of the light emission drive circuit will be described below. First, when a scan pulse is supplied to the gate G of the FET 1 via the scan line Y_i, the FET 1 turns on, allowing a current corresponding to the voltage of a data signal supplied via the data line X_j to the source S to flow from the source S to the drain D. During the ON period of the FET 1, the capacitor 3 is charged, and the charge voltage is supplied to the gate G of the FET 2. The FET 2 turns on (in an active state or in its saturation state) in response to the charge voltage.

When the FET 2 is in the ON state, a forward voltage greater than or equal to a light emission threshold voltage is applied to the EL element 5 to pass a drive current from the ground line 6 through the source S - the drain D of the FET 2 and the EL element 5, thereby causing the EL element 5 to emit light. When the scan pulse is no longer supplied to the gate G of the FET 1, the FET 1 becomes an OFF state, and the FET 2 allows the charge stored in the capacitor 3 to hold the voltage of the gate G, and maintain the drive current as well as the light emission of the EL element 5 until the EL element 5 is scanned again.

As described above, in the light emission drive circuit for a conventional display device, as the FET 1 for writing a data signal via a data line onto a capacitor, the light emission drive circuit for a conventional display device employs a MOS-FET switching element of an organic semiconductor serving as a channel material. With such a MOS-FET switching element, it is necessary

to scale up the MOS-FET itself in order to provide a current flowing therethrough in its ON state and sufficiently large enough to flow through a typical low-temperature polysilicon TFT (Thin Film Transistor) in a display panel. On the other hand, an increase in size of the MOS-FET would cause the parasitic capacitance between the gate and drain of the MOS-FET to increase accordingly. The presence of the gate-drain parasitic capacitance would cause an on-off control pulse signal voltage applied to the gate other than a drain-source ON current to be differentiated by the gate-drain parasitic capacitance into a charge/discharge current, which is in turn introduced into a data hold capacitor resulting in a change in the original capacitor hold voltage. This phenomenon is also found in a typical TFT of a polysilicon-based material. However, since its mobility of carriers of the organic semiconductor material is extremely lower than that of the typical polysilicon-based material, the drain-source current is relatively reduced to degrade the ratio between a current induced by the drain-source parasitic capacitance and the drain-source current. This causes the phenomenon to be evident to such an extent of interfering with the operation of the TFT formed of an organic semiconductor material. As a result, there was a problem that a voltage corresponding to a predetermined desired brightness was not applied to the gate of the FET 2, thereby causing a variation in the light emission brightness of the EL element 5.

SUMMARY OF THE INVENTION

It is therefore an object of the present invention to provide an active light emission drive circuit and a display device which

enable an organic EL element to emit light at a brightness corresponding to a data signal without a capacitor hold voltage for holding data being disturbed by an write operation.

An active type of light emission drive circuit according to the present invention comprises: a switching element which turns on in response to an ON command pulse to pass a data signal therethrough; a capacitive element which holds the data signal passed through the switching element during the ON state of the switching element; and a drive element which supplies a forward drive current to an organic electroluminescence element in response to the data signal held in the capacitive element to cause the organic electroluminescence element to emit light, wherein the switching element is a switching diode element which turns on by a potential difference between the ON command pulse and the data signal when the ON command pulse is supplied.

A display device according to the present invention comprises: a display panel having a plurality of data lines, a plurality of scan lines intersecting with the plurality of data lines, and a plurality of sets each of which has an organic electroluminescence element and an active type of light emission drive circuit, the sets being disposed at the respective intersections of the plurality of data lines and the plurality of scan lines; and a controller which supplies a scan pulse in sequence at predetermined time intervals to one scan line of the plurality of scan lines and supplies a data signal to at least one data line of the plurality of data lines to allow an organic electroluminescence element located at an intersecting portion of the one data line and the

at least one data line to emit light, wherein the light emission drive circuit includes: a switching diode element which turns on by a potential difference between the scan pulse and the data signal when the scan pulse is supplied through the one scan line; a capacitive element which holds the data signal passed through the diode element while the diode element is in the ON state; and a drive element which supplies a forward drive current to the organic electroluminescence element in response to the data signal held in the capacitive element to cause the organic electroluminescence element to emit light.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a view showing an example of a prior art light emission drive circuit for an organic EL element;

Fig. 2 is a block diagram showing the configuration of a display device to which the present invention is applied;

Fig. 3 is a block diagram showing the configuration of a scan pulse supply circuit and a data signal supply circuit in the display device of Fig. 2;

Fig. 4 is a circuit diagram showing a configuration of the light emission drive circuit in the display device of Fig. 2;

Figs. 5A to 5C are time charts showing the operation of the light emission drive circuit of Fig. 4;

Fig. 6 is a circuit diagram showing another configuration of the light emission drive circuit in the display device of Fig. 2;

Figs. 7A to 7C are time charts showing the operation of the light emission drive circuit of Fig. 6;

Fig. 8 is a block diagram showing the configuration of another display device to which the present invention is applied;

Fig. 9 is a circuit diagram showing a configuration of the light emission drive circuit in the display device of Fig. 8;

Figs. 10A to 10D are time charts showing the operation of the light emission drive circuit of Fig. 9;

Fig. 11 is a circuit diagram showing another configuration of the light emission drive circuit in the display device of Fig. 8;

Figs. 12A to 12D are time charts showing the operation of the light emission drive circuit of Fig. 11;

Fig. 13 is a circuit diagram showing another configuration of the light emission drive circuit in the display device of Fig. 8;

Figs. 14A to 14D are time charts showing the operation of the light emission drive circuit of Fig. 13;

Fig. 15 is a circuit diagram showing another configuration of the light emission drive circuit in the display device of Fig. 8; and

Figs. 16A to 16D are time charts showing the operation of the light emission drive circuit of Fig. 15.

DETAILED DESCRIPTION OF THE INVENTION

Now, the present invention will be explained below in more detail with reference to the accompanying drawings in accordance with the embodiments.

Fig. 2 shows a display device incorporating a matrix display panel according to the present invention. This display device

includes a display panel 11, a scan pulse supply circuit 12, a data signal supply circuit 13, and a controller 15.

The display panel 11 has an active matrix array of m by n pixels, which have EL light emission drive circuits $11_{1,1}$ to $11_{m,n}$, respectively, as shown in Fig. 2. The EL light emission drive circuits $11_{1,1}$ to $11_{m,n}$ are all configured in the same manner and connected to the scan pulse supply circuit 12 via scan lines $Y1$ to Yn as well as to the data signal supply circuit 13 via data lines $X1$ to Xm , respectively. The controller 15 generates a scan control signal and a data control signal in response to input image data. The scan control signal including a Y transfer clock signal and a Y transfer pulse is supplied to the scan pulse supply circuit 12. The data control signal including an X transfer clock signal, an X transfer pulse, and a serial m -bit data signal is supplied to the data signal supply circuit 13. The X transfer clock signal has a higher frequency than the Y transfer clock signal so that m clocks of X transfer clock signals are generated in one clock period of the Y transfer clock signal.

As shown in Fig. 3, the scan pulse supply circuit 12 includes n shift registers $12_1, 12_2, \dots, 12_n$ corresponding to the scan lines $Y1$ to Yn . The shift registers $12_1, 12_2, \dots, 12_n$ are connected in series to each other with the output of a shift register being connected to the input of the subsequent one, and designed to transfer the Y transfer pulse sequentially from the shift register 12_1 toward the shift register 12_n in response to the Y transfer clock signal. Each output of the shift registers $12_1, 12_2, \dots, 12_n$ is connected to the corresponding scan lines $Y1$ to Yn . Upon

reception of the Y transfer pulse, each of the shift registers $12_1, 12_2, \dots, 12_n$ delivers the Y transfer pulse to the corresponding scan line as a scan pulse.

As shown in Fig. 3, the data signal supply circuit 13 includes m shift registers $13_1, 13_2, \dots, 13_m$ and sample/hold circuits $14_1, 14_2, \dots, 14_m$, corresponding to the data lines X_1 to X_m . The shift registers $13_1, 13_2, \dots, 13_m$ are connected in series to each other with the output of a shift register being connected to the input of the subsequent one, and designed to transfer the X transfer pulse sequentially from the shift register 13_1 toward the shift register 13_m in response to the X transfer clock signal. Each output of the shift registers $13_1, 13_2, \dots, 13_m$ is connected to the corresponding sample/hold circuits $14_1, 14_2, \dots, 14_m$. Upon reception of the X transfer pulse, each of the shift registers $13_1, 13_2, \dots, 13_m$ delivers the X transfer pulse to the corresponding sample/hold circuit. The sample/hold circuits $14_1, 14_2, \dots, 14_m$ are each supplied with the aforementioned m -bit data signal from the controller 15 via a line 16 and hold one bit of the data signal when the corresponding shift register supplies the X transfer pulse, delivering the held 1-bit data signal to the corresponding data line (any one of the X_1 to X_m).

Since the light emission drive circuits $11_{1,1}$ to $11_{m,n}$ are configured in the same manner as described above, the configuration of the light emission drive circuit $11_{1,1}$ will be described below.

As shown in Fig. 4, the light emission drive circuit $11_{1,1}$ has an FET 21, an organic diode 22, and a capacitor 23 to drive an organic EL element 25. One end of the capacitor 23 is connected

to the scan line Y1 to which the scan pulse supply circuit 12 supplies a scan pulse, while the anode of the organic diode 22 is connected to the data line X1 to which a data signal is supplied.

The cathode of the organic diode 22 and the other end of the capacitor 23 are connected to each other as well as to the gate of the FET 21. The source of the FET 21 is grounded, while the drain is connected to the anode of the organic EL element 25.

The cathode of the organic EL element 25 is supplied with the output voltage Vee of the power supply (not shown).

Now, the operation of the light emission drive circuit 11_{1,1} for allowing the organic EL element 25 to emit light will be described below. First, a scan pulse is supplied to one end of the capacitor 23 from the scan pulse supply circuit 12 via the scan line Y1. The scan pulse is a write pulse for writing a data signal on the capacitor 23. As shown in Fig. 5A, the scan line Y1 has potential Va ($V_a > 0V$) except for a write period, but is reduced to 0V by the scan pulse during the write period. During the write period, the anode of the organic diode 22 is supplied via the data line X1 with the data signal (see Fig. 5B). The level of the data signal causes the diode 22 to be turned on and its potential level is applied to the other end of the capacitor 23. The potential level of the data signal is greater than 0V. The capacitor 23 is charged at the potential level of the data signal, to that potential level of which the potential Vg of the other end of the capacitor 23 becomes substantially equal. The potential Vg at which the diode 22 is in an ON state is applied to the gate of the FET 21; however, the FET 21 is in an OFF state at that

potential V_g .

When the scan pulse ends the write period, the light emission drive circuit 11_{1,1}, now in a hold period, causes the potential of the scan line Y1 to change from 0V to V_a . This in turn causes the capacitor 23 to hold the charge stored thereon and the potential V_g of the other end of the capacitor 23 to increase by V_a from the hold level at the point in time of ending the write operation, as shown in Fig. 5C. The diode 22 is reverse biased and thus turned off. On the other hand, the FET 21 to the gate of which the potential V_g increased by V_a is applied is in an ON state (including an active state) corresponding to the level of the potential V_g . Accordingly, a drive current responsive to the conduction state of the FET 21 flows through the organic EL element 25, which in turn emits light. The light-emission brightness corresponds to the value of the drive current.

The diode 22 shown in Fig. 4 may also be disposed opposite in polarity as shown in Fig. 6. Now, the operation of the light emission drive circuit 11_{1,1}, shown in Fig. 6, for allowing the organic EL element 25 to emit light will be described below. First, a scan pulse is supplied to one end of the capacitor 23 from the scan pulse supply circuit 12 via the scan line Y1. As shown in Fig. 7A, the scan line Y1 has potential 0V except for a write period, but is increased to V_a by the scan pulse during the write period. During the write period, the cathode of the diode 22 is supplied via the data line X1 with a data signal (see Fig. 7B). The potential level of the data signal causes the diode 22 to be turned on and its potential level is applied to the other

end of the capacitor 23. The potential level of the data signal is less than 0V. The capacitor 23 is charged at the potential level of the data signal, to that potential level of which the potential V_g of the other end of the capacitor 23 becomes substantially equal. The potential V_g at which the diode 22 is in an ON state is applied to the gate of the FET 21; however, the FET 21 is in an OFF state at that potential V_g .

When the scan pulse ends the write period, the light emission drive circuit 11_{1,1}, now in a hold period, causes the potential of the scan line Y1 to change from V_a to 0V. This in turn causes the capacitor 23 to hold the charge stored thereon and the potential V_g of the other end of the capacitor 23 to decrease by V_a from the hold level at the point in time of ending the write operation, as shown in Fig. 7C. The diode 22 is reverse biased and thus turned off. On the other hand, the FET 21 to the gate of which the potential V_g decreased by V_a is applied is in an ON state (including an active state) corresponding to the level of the potential V_g . Accordingly, a drive current responsive to the conduction state of the FET 21 flows through the organic EL element 25, which in turn emits light. The light-emission brightness corresponds to the value of the drive current.

In Figs. 5C and 7C, ΔV_g indicates the range over which the potential V_g varies with the capacitor 23 being charged or discharged and the FET 21 being turned on or off. The level of the data signal is predefined within this range in consideration of V_a . At the time of a write operation, the level of the data signal is varied, thereby causing the drive current through the organic

EL element 25 to vary and resulting in a change in light emission brightness.

As described with reference to each of the aforementioned embodiments, the organic diode element can be used as a switching element for writing the data signal to write the data signal at higher speeds when compared with a light emission drive circuit employing the organic MOS-FET in a prior art display device, and as well applied to a moving image according to a video signal. Furthermore, the diode element can provide a large current in a small area, thereby reducing the stray capacitance of the diode element as well as leakage to the capacitor caused by a distortion in pulse waveform at its rising and trailing edges. Accordingly, it is possible to prevent the light emission brightness of the EL element from being disturbed.

Fig. 8 illustrates a display device according to another embodiment of the present invention. This display device includes a display panel 31, a scan pulse supply circuit 32, a data signal supply circuit 33, and a controller 35. This display device is different from the one shown in Fig. 2 in that scan lines Y_0 to Y_n are provided. The scan pulse supply circuit 32 in the device of Fig. 8 includes an additional shift register for the scan line Y_0 .

Since light emission drive circuits $31_{1,1}$ to $31_{m,n}$ on the display panel 31 in the display device of Fig. 8 are all configured in the same manner, Fig. 9 shows the arrangement of only the three light emission drive circuits $31_{1,1}$ to $31_{1,3}$.

As shown in Fig. 9, the light emission drive circuit $31_{1,1}$

has an FET 41, organic diodes 42, 43, and a capacitor 44, to drive an organic EL element 45. The organic diode 42 serves to write data, while the organic diode 43 serves for a reset operation. The anode of the organic diode 42 is connected to the data line X1, while the cathode is connected to the anode of the organic diode 43. The cathode of the organic diode 43 is connected to the scan line Y0. One end of the capacitor 44 is connected to the scan line Y1, while the other end is connected to a common connection line of the organic diodes 42, 43 as well as to the gate of the FET 41. The source of the FET 41 is grounded, while the drain is connected to the anode of the organic EL element 45. The cathode of the organic EL element 45 is supplied with the output voltage Vee of the power supply (not shown).

The light emission drive circuits $31_{1,1}$ and $31_{1,2}$ are configured in the same manner as the light emission drive circuit $31_{1,1}$. The light emission drive circuit $31_{1,2}$ is connected to the scan lines Y1, Y2 as well as to the data line X1, while the light emission drive circuit $31_{1,3}$ is connected to the scan lines Y2, Y3 as well as to the data line X1.

The scan pulse supply circuit 32 generates the scan pulse in sequence from the scan line Y0 toward Yn. A scan line is at 0V when the scan pulse is supplied thereto and the other scan lines are at potential Va. First, the scan pulse from the scan line Y0 is supplied to the light emission drive circuit $31_{1,1}$ as a reset signal. As shown in Fig. 10A, since this reset signal is at 0V, the organic diode 43 is turned on unless the gate potential Vg of the FET 41 is at the lowest level in the range of ΔVg during

a hold period. Turning on the organic diode 43 would cause the gate potential V_g to be at the lowest level in the range of ΔV_g . Accordingly, this means that the light emission drive circuit 31_{1,1} has been reset. The range ΔV_g is the range over which the potential V_g can be varied by the capacitor 44 being charged or discharged and the FET 41 being turned on or off.

Then, when the scan pulse supply circuit 32 stops supplying the scan pulse to the scan line Y0, the scan line Y0 is at potential V_a to turn off the organic diode 43. Thereafter, the scan pulse supply circuit 32 supplies the scan pulse to one end of the capacitor 44 via the scan line Y1. This scan pulse serves as an address signal for writing the data signal to the capacitor 44. As shown in Fig. 10B, the scan line Y1 is at potential V_a except for a write period, but is reduced to 0V by the scan pulse during the write period. During the write period, as shown in Fig. 10C, the anode of the organic diode 42 is supplied via the data line X1 with the data signal. The level of the data signal causes the diode 42 to be turned on and its potential level is applied to the other end of the capacitor 44. The potential V_g at the other end of the capacitor 44 varies as shown in Fig. 10D. That is, the capacitor 44 is charged at the potential level of the data signal, to that potential level of which the potential V_g becomes substantially equal. The potential V_g at which the diode 42 is in an ON state is applied to the gate of the FET 41; however, the FET 41 is in an OFF state at that potential V_g .

The scan pulse of the scan line Y1 is supplied to the light emission drive circuit 31_{1,2} as a reset signal. Like the light

emission drive circuit $31_{1,1}$ being reset as described above, the light emission drive circuit $31_{1,2}$ is also reset.

When the scan pulse ends the write period via the scan line Y1, the light emission drive circuit $31_{1,1}$, now in a hold period, causes the potential of the scan line Y1 to change from 0V to V_a . This in turn causes the capacitor 44 to hold the charge stored thereon and the potential V_g of the other end of the capacitor 44 to increase by V_a from the hold level at the point in time of ending the write operation, as shown in Fig. 10D. The diode 42 is reverse biased and thus turned off. On the other hand, the FET 41 to the gate of which the potential V_g increased by V_a is applied is in an ON state (including an active state) corresponding to the level of the potential V_g . Accordingly, a drive current responsive to the conduction state of the FET 41 flows through the organic EL element 45, which in turn emits light. The light-emission brightness corresponds to the value of the drive current.

The organic diodes 42, 43 shown in Fig. 9 may also be disposed opposite in polarity as shown in Fig. 11. In the arrangement of Fig. 11, a scan line is at potential V_a when the scan pulse is supplied thereto and the other scan lines are at a potential of 0V. First, the scan pulse from the scan line Y0 is supplied to the light emission drive circuit $31_{1,1}$ as a reset signal. As shown in Fig. 12A, since this reset signal is at V_a , the organic diode 43 is turned on unless the gate potential V_g of the FET 41 is at the highest level in the range of ΔV_g during a hold period. As shown in Fig. 12D, turning on the organic diode 43 would cause

the gate potential V_g to be at the highest level in the range of ΔV_g . Accordingly, this means that the light emission drive circuit $31_{1,1}$ has been reset. The subsequent operations are the same as those for the light emission drive circuit $11_{1,1}$ shown in Fig. 6.

The light emission drive circuits $31_{1,1}$ to $31_{m,n}$ on the display panel 31 in the display device of Fig. 8 can also be configured as shown in Fig. 13.

As shown in Fig. 13, the light emission drive circuit $31_{1,1}$ has the FET 41, organic diodes 42, 43, 46, 47 and the capacitor 44 to drive the organic EL element 45. The organic diodes 46, 47 are added to the circuit of Fig. 9, and form a crosstalk suppressor circuit. The organic diode 47 is a first diode element, and the organic diode 46 is a second diode element. The anode of the organic diode 42 is connected to the data line X_1 , while the cathode is connected to the cathode of the organic diode 46 as well as to the anode of the organic diode 47. The cathode of the organic diode 47 is connected to the anode of the organic diode 43. The cathode of the organic diode 43 is connected to the scan line Y_0 . The anode of the organic diode 46 is connected to one end of the capacitor 44 as well as to the scan line Y_1 . The other end of the capacitor 44 is connected to a common connection line of the organic diodes 43, 47 as well as to the gate of the FET 41. The source of the FET 41 is grounded, while the drain is connected to the anode of the organic EL element 45. The cathode of the EL element 45 is supplied with the output voltage V_{ee} of the power supply (not shown).

In Fig. 13, the light emission drive circuits $31_{1,2}$ and $31_{1,3}$ are configured in the same manner as the light emission drive circuit $31_{1,1}$. The light emission drive circuit $31_{1,2}$ is connected to the scan lines Y1, Y2 as well as to the data line X1, while the light emission drive circuit $31_{1,3}$ is connected to the scan lines Y2, Y3 as well as to the data line X1.

The operations of the light emission drive circuit $31_{1,1}$ of Fig. 13 during a reset period and a write period are substantially the same as those of the light emission drive circuit $31_{1,1}$ shown in Fig. 9. That is, first, the scan pulse from the scan line Y0 is supplied as a reset signal. As shown in Fig. 14A, since this reset signal is at 0V, the organic diode 43 is turned on unless the gate potential V_g of the FET 41 is at the lowest level in the range of ΔV_g during a hold period. Turning on the organic diode 43 would cause the gate potential V_g to be at the lowest level in the range of ΔV_g . Accordingly, this means that the light emission drive circuit $31_{1,1}$ has been reset.

Then, when the scan pulse supply circuit 32 stops supplying the scan pulse to the scan line Y0, the scan line Y0 is at potential V_a to turn off the organic diode 43. Thereafter, the scan pulse supply circuit 32 supplies the scan pulse to one end of the capacitor 44 via the scan line Y1. This scan pulse serves as an address signal for writing the data signal to the capacitor 44. As shown in Fig. 14B, this scan pulse is at potential V_a except for a write period, but is reduced to 0V during the write period. During the write period, as shown in Fig. 14C, the anode of the organic diode 42 is supplied via the data line X1 with the data signal.

The potential level of the data signal causes the serially connected diode 42 and diode 47 to be each turned on and the potential level is applied to the other end of the capacitor 44. The organic diode 46 is in an OFF state at that time. The potential V_g at the other end of the capacitor 44, which is charged at the potential level of the data signal, becomes substantially equal to that potential level of the data signal. The potential V_g at which the diode 42 and the diode 47 are in an ON state is applied to the gate of the FET 41; however, the FET 41 is in an OFF state at that potential V_g .

The scan pulse of the scan line Y1 is supplied to the light emission drive circuit 31_{1,2} as a reset signal. Like the light emission drive circuit 31_{1,1} being reset as described above, the light emission drive circuit 31_{1,2} is also reset.

When the scan pulse ends the write period via the scan line Y1, the light emission drive circuit 31_{1,1}, now in a hold period, causes the potential of the scan line Y1 to change from 0V to V_a . This in turn causes the capacitor 44 to hold the charge stored thereon and the potential V_g of the other end of the capacitor 44 to increase by V_a from the hold level at the point in time of ending the write operation, as shown in Fig. 14D. The diode 42 and the diode 47 are reverse biased and thus turned off. On the other hand, the FET 41 to the gate of which the potential V_g increased by V_a is applied is in an ON state (including an active state) corresponding to the level of the potential V_g . Accordingly, a drive current responsive to the conduction state of the FET 41 flows through the organic EL element 45, which in

turn emits light. The light-emission brightness corresponds to the value of the drive current.

During this hold period, the diode 46 is turned on according to the potential at connection point P between the diode 42 and the diode 47. As shown in Fig. 14D, turning on the diode 46 would cause the potential at the connection point P to be fixed and substantially equal to V_a . This allows the diode 47 to be reverse biased and remain in the OFF state. Thus, even with a variation in level of the data signal of the data line X1 being caused by the other light emission drive circuits being scanned, this variation would cause the stray capacitance of the diode 42 in its OFF state to have no effect on the level of the potential V_g , thereby making it possible to prevent cross talk.

The organic diodes 42, 43, 46, 47 shown in Fig. 13 may also be disposed opposite in polarity as shown in Fig. 15. Like the light emission drive circuit 11_{1,1} being operated as shown in Fig. 13, the light emission drive circuits 31_{1,1} to 31_{m,n} shown in Fig. 15 are also operated such that the diode 46 is turned on according to the potential at the connection point P between the diode 42 and the diode 47 during a hold period, with the potential at the connection point P between the diode 42 and the diode 47 being fixed as shown in Fig. 16D. This makes it possible to prevent cross talk caused by the stray capacitance of the diode 42 in its OFF state.

On the other hand, it is also possible to employ a capacitor in place of the diode 46. The arrangement for preventing crosstalk caused by the diodes 46 and 47 can also be added to an arrangement

that includes no reset operation function of Figs. 4 or 6.

In each of the aforementioned embodiments, a light emission drive circuit for a single pixel has been illustrated; however, for color display, three or R, G, and B light emission drive circuits constitute one pixel.

Furthermore, in each of the aforementioned embodiments, the present invention is implemented as a light emission drive circuit for use with a display panel, but may also be applicable to an independent light emission drive circuit. The independent light emission drive circuit would be supplied with an ON command pulse, in place of the scan pulse, to turn on a switching element for writing data in the light emission drive circuit.

As described above, according to the present invention, an organic EL element is allowed to emit light at a brightness corresponding to a data signal without having to scale up a switching element for writing the data signal.

This application is based on a Japanese Patent Application No. 2002-291175 which is hereby incorporated by reference.